**IN THE UNITED STATES PATENT AND TRADEMARK OFFICE**

| | | |
|---|---|---|
| In re application of: | Michael Gschwind et. al. | February 11, 2003 |
| Serial No.: | 10/085,606 | Group No.: 2102 |
| Filed: | 02/26/2002 | Examiner: |

For: **Method and Apparatus for Prioritized Instruction Issue Queue**



Commissioner of Patents and Trademarks
Washington, D.C. 20231

**INFORMATION DISCLOSURE STATEMENT**

The attached form 1449 (Modified) gives references pertaining to the above application.

Respectfully,

George Sai-Halasz Agent # 45430

Customer No.: 24,299

145 Fernwood Drive
E. Greenwich, RI 02818.
401-885-8032 (Fax 401-885-1046)
E-MAIL - patents@computer.org

24299
PATENT TRADEMARK OFFICE

| Form PTO 1449 (modified)<br>LIST OF PRIOR ART CITED BY APPLICANT | Docket No YOR920020001US1 | Serial No 10/085,606 |
|---|---|---|
| | Applicant Michael Gschwind et. al. | |
| | Filing Date 02/26/2002 | Group 2102 |

U. S. PATENT DOCUMENTS

| Examiner Initial | | Document Number | Date | Name | Class | Subclass | Filing Date |
|---|---|---|---|---|---|---|---|
| | AA | 5,864,341 | 01/26/1999 | Hicks | 395 | 390 | 12/06/1996 |
| | AB | | | | | | |

FOREIGN PATENT DOCUMENTS

| Examiner Initial | | Document Number | Date | Name | Class | Subclass | Filing Date |
|---|---|---|---|---|---|---|---|
| | | | | | | | |



OTHER PRIOR ART ( Including Author, Title, Date, Pertinent Pages, Etc.)

| | | | |
|---|---|---|---|
| | | | **C. Zilles and G. Sohi "Understanding the Backward Slices of Performance Degrading Instructions", Proc. of the International Symposium on Computer Architecture, 2000. pp: 172 -181** |
| | | | **K. Ebcioglu, et al "Optimizations and Oracle Parallelism with Dynamic Translation", Proc. of the 32nd International Symposium on Microarchitecture, 1999. pp.: 284-295** |
| | | | **S. Abraham, et al, "Predictability of Load/Store Instruction Latencies", Proc. of the 26th International Symposium on Microarchitecture, 1993. pp.:139-152** |
| | | | **M. Annavaram, et al "Data Prefetching by Dependence Graph Precomputation", Proc. of the International Symposium on Computer Architecture, 2001. pp.: 52-61** |
| | | | **S. Srinivasan et al, "Locality vs. Criticality", Proc. of the International Symposium on Computer Architecture, 2001,. pp.: 132-143** |
| | | | |

| Examiner | Date Considered |
|---|---|

***EXAMINER:** Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant